



SAMSUNG
Design Solution Partner


Co[△]Asia SEMI Corporation
Chiplet Solution PKG
platform trend and hedge



Why need Chiplet PKG solution?


- Die size \approx 1 reticle size < yield 50% \rightarrow How to design die for PPA by Chiplet?

Die size trend



From AMD


Die yield vs Chip area



From Behind the Yield: Exploring D_0 Challenges in TSMC \times NVIDIA AI Chip Production

CoAsia Chiplet Solution (CoCs™) PKG Platform Introduction

- CoCs™ is using 3 kinds item to optimize Design For *C / M / P from SoC level




* Design For Manufacturing
* Design For Performant
* Design For Cost

All-in-one Chiplet PKG Design & SCM Service

- CoCs™ can support All-in-one-service for PKG large scale and Hi-BW memory


Customer wants to do

- Customized / Standardized IP is selected by PPAC
- Inference ↑ = IO count ↑ = bump count ↑ = PKG large scale
= IO count ↑ = Bandwidth ↑ = Memory sourcing




CoAsia can support

- PKG platform can support w/ large scale + Hi-BW memory



CoCs™ PKG guide line






- CoCs™ can support PKG large scale and Hi-BW memory per geopolitical env.



CoCs™ PKG Biz record


- CoCs™ has set up @ '23y and developed ~2.5D / 3D Advanced PKG

NPU / NPU / HBM
 3D DRAM
 RDL Interposer
 Silicon Interposer

Structure	2.5D 50body	2.3D 50body	2.5D 80body	2.3D 50body	3D 50body
Biz model	Si interposer design	RDL interposer + PKG design	Si interposer + PKG design / develop	RDL interposer + PKG design / develop	BE NPU design + PKG design / develop
E/S	'23y	'24y	'26y	'27y	'27y
Interposer type	Si ≤ 1x reticle	RDL ≤ 1x reticle	Si ≤ 3.5x reticle	RDL ≤ 1.2x reticle	NPU 1x reticle w/ TSV last
Si node	α nm	α nm	α nm	α nm	α + 4 nm
HSIF	UCIe / PCIe	UCIe / PCIe	UCIe / PCIe / ETH	BoW / PCIe / ETH	UCIe / PCIe
Memory	HBM2E	HBM3	HBM3E	GDDR7 (M/B)	3D customized DRAM
Adv. PKG top view					

CoCs™ PKG platform road map

T.B.D



CoCs™ PKG platform ecosystem

- CoCs™ has set up partner ship for variable PKG platform

1st priority



[2.3/5D Adv.]



[Quotation from Amkor]


[SiP]



- **2.3/5D Advanced Package**
 - Several dies placed side by side above a variable interposer
- **System in Package**
 - Several dies placed side by side with thermal lid




[2.3/5D Adv.]



[Quotation from SPIL]


[SiP]




- **2.3/5D Advanced Package**
 - Several dies placed side by side above a variable interposer
- **3D Advanced Package**
 - Smaller form factor in a single package for high BW & function




[2.5D Adv.]



[2.3D FOCoS]



[2.3D FOCoS-B]



[Quotation from ASE]

- **2.5D Advanced Package**
 - Several dies placed side by side above a silicon interposer
- **FOCos line up**
 - Several dies on Fan Out Chip-on-Substrate w/ RDL interposer



[EMIB 2.5D]



[Foveros-R 2.5D]




[Quotation from IFS]

- **EMIB 2.5D**
 - Embedded Multi-die Interconnect Bridge 2.5D with TSVs
- **Foveros-R 2.5D**
 - Several dies placed side by side above a RDL interposer


CoCs™ PKG platform's EDA solution

- For successful history, **Ansys + Huwin** are strategic EDA in simulation war
- ① ~ ④ are showing how to meet more faster / exact by EDA



High Speed InterFace simulation methodology


- Ansys HFSS is preferred to find the balanced between accuracy & server core




High Speed InterFace simulation methodology

- **Ansys + Huwin** is suggested combination to simulate Large IO count Chiplet PKG

③ Each modeling



④ S-parameter simulation



⑤ Touchstone export

⑥ Ethernet Channel Signal Integrity Simulation



Simulation by **Ansys**

⑦ HBM Channel Signal Integrity Simulation



Simulation by **Ansys**

+ **Huwin**

High Speed InterFace simulation methodology


- **Ansys + Huwin** is strong EDA to analyze Signal Integrity for Chiplet PKG

-----Ethernet HSIF result -----

- Channel Circuit simulation @ **Ansys**




- Channel simulation result : Pass




-----HBM HSIF result -----

- Channel Circuit simulation @ **Huwin** ACVS




- Channel simulation result : Pass




Different points for Ansys+Huwin EDA

- Ansys + Huwin can support to be Winner at simulation war stage

Ansys
+ Huwin



3rd party EDA



25.6% Faster!

Same result!

Design, Source, Production
Our DSP, Your DSP

Thank You